An optical imager is reported based on single photon avalanche diodes. The imager, fabricated in 0.8 m CMOS technology, consists of an array of 1024 pixels each with an area of 58 m × 58 m for a total chip area of 2.5 mm × 2.8 mm. The architecture of the imager is reduced to a minimum since no A/D converter is required. Moreover, since the output of each pixel is digital, complex read-out circuitry, amplifiers, sample and hold, and other analog processing circuits are also not necessary. The maximum measured dynamic range is 120 dB and the minimum noise equivalent intensity is 1.3 mlx. The minimum integration time per pixel is 4 s while optical and electrical crosstalk are negligible without the need for any post-processing or other non-standard techniques.
Introduction
In recent times, the field of optical imaging for characterization of ultra-fast and/or low-intensity phenomena has received renewed attention from the academic and industrial communities. Intense research activity has been focused on bio-imaging applications, whereby assay, bio-luminescence and bio-scattering methods, among others, are currently the techniques of choice. Assay methods, based for example on fluorescence, may be used to determine the potential on a given cell in vitro or in vivo by means of voltage-sensitive dyes (VSDs). A variety of techniques based on specific VSDs for example are utilized in neural activity analysis and research [1, 2] . The challenge in these methods is generally to detect small photovariability while maintaining high contrast in the presence of massive background illumination. Fluorescence can be utilized in a variety of other methods, such as fluorescence correlation spectroscopy (FCS) [3] [4] [5] , single and multi-photon fluorescence lifetime imaging (FLIM) [6, 7] , Förster resonance energy trans- * Corresponding author. Tel.: +41 21 693 6487.
E-mail address: edoardo.charbon@epfl.ch (E. Charbon). 1 Present address: IdQuantique SA, Geneva. fer (FRET) [8] , etc. These methods share the need for detectors with very high timing resolution or, conversely, low time uncertainty for detection of an event involving a few -or often one -photon. Bio-luminescence methods exploit the fact that light is emitted as the result of a chemical reaction [9] . The difficulty of detection is given by the extremely low emission intensity, typically in the microlux range. Speed is also a concern if complex, possibly parallel, evaluations are needed in a reasonable time frame, as it is the case for example in DNA sequencing or protein identification. Scattering techniques are used, among others, to discriminate vessels full of oxygenated emoglobine from those lacking it, thus enabling real time functional brain analysis. This technique can be performed using a matrix of independent transmitter-receiver pairs so as to construct a tomographical image of the brain [10] . The challenge of this method is again the faintness of scattered signals, subject to significant background noise. The discrimination between parallel optical channels is also a major problem due to the number of interfering optical signals in any given location, even when various coding/decoding techniques are used.
There exist several applications not involving bio-imaging that require high speed of operation and high timing resolution [11] . An example is the real time imaging of the motion of natural gravity-driven flows, such as snow avalanches and rapid mass movements (including landslides and debris flows). A growing number of fluid-dynamics models have been proposed over the last decade to predict such phenomena, however a key problem in these models is that they mostly rely on speculative rheological equations and use empirical coefficients. Such coefficients do not have a physical meaning and must be adjusted for each event, thus making accurate predictions challenging. A much more desirable approach would require to gain insights into the dynamics of gravity-driven flows. Currently used techniques involve videogrammetry, radar, and particle image velocimetry (PIV) [12] , however a better approach would be to use ultra-fast imaging, as well as high frame rate 2D or 3D vision devices. Such imagers would require high saturation and low integration time to be effective in reducing the impact of shot noise.
In this paper we report on a sensor that may enable imaging methods where speed, sensitivity, and/or timing resolution are key. The imager's core is an array of 1024 pixels based on single photon avalanche diodes (SPADs) fabricated in CMOS technology. To the best of our knowledge, this sensor is the largest optical imager based on SPADs ever integrated in CMOS technology.
SPADs are detectors sensitive to a single photon and can be independently read using a standard column/row addressing scheme. Upon photon arrival, a SPAD generates a digital pulse that may be counted with a conventional counter in a given interval of time (integration time). The counted value is proportional to the impinging radiation intensity. Thus, the architecture of grayscale imagers may be highly simplified if compared with conventional CMOS Active Pixel Sensors. Moreover, replacing A/D converters with simple counters, even if one per pixel is used, may result in very significant power savings.
SPAD based imagers also have the property of detecting the arrival time of photons with high accuracy. By multiple exposures to a sharp optical laser pulse, it is possible to build a timing spectrum with picosecond resolutions. Such spectrum is the basis, for example, of FLIM characterizations. Accurately detecting photon arrival times is also useful to compute precise time-of-flight (TOF) maps of 3D scenes. In this case, the TOF of photons originated at a pulsed light source and reflected by an object, must be detected with a precision of a few picoseconds to achieve millimetric depth accuracy [13, 14] . This is generally accomplished by averaging a relatively low number of measurements [13, 15] , thus establishing the potential for high frame rates even in 3D vision.
In summary, the sensor presented in this paper has a number of very desirable properties, mainly related to its speed and dynamic range. Such properties are detailed in the paper and demonstrated through a number of experiments. The simplicity and general-purpose nature of the sensor enable a number of apparently disparate applications, such as those described above, with little reconfiguration effort. In fact, extensive experimentation with methods such as FLIM for example is currently under way.
The paper is organized as follows. Section 2 outlines SPAD technology and its properties. Section 3 is a description of the imager architecture and Section 4 summarizes measurement results for the chip. 
Single photon avalanche diodes
Avalanche photodiodes are p-n junctions reverse-biased above breakdown voltage (V bd ) for single photon detection. When a diode is biased above V bd , it remains in a zero current state for a relatively long period of time, usually in the millisecond range. During this time, a very high electric field exists within the p-n junction generating the avalanche multiplication region. Under these conditions, if a primary carrier enters the multiplication region and triggers an avalanche, several hundreds of thousands of secondary electron-hole pairs are generated by impact ionization, thus causing the diode's depletion capacitance to be rapidly discharged. As a result, a sharp current pulse is generated and can be easily measured. This mode of operation is commonly known as Geiger mode. Fig. 1 shows the biasing scheme of Geiger mode photodiodes as compared to conventional and linear mode avalanche diodes. Conventional photodiodes, as those used in standard imagers, are not compatible with Geiger mode of operation since they suffer from premature breakdown when the bias voltage approaches V bd . The cause for premature breakdown is the fact that peak electric field is located only in the diode's periphery rather than in the planar region [16] . A SPAD is a photodiode specifically designed to avoid premature breakdown, thus allowing a planar multiplication region to be formed within the whole junction area.
Linear mode avalanche photodiodes are biased just below V bd , thus they exhibit finite multiplication gain. Statistical vari-ations of this finite gain produce an additional noise contribution known as excess noise. SPADs on the contrary are not concerned with these gain fluctuations since the optical gain is virtually infinite. Nevertheless, the statistical nature of the avalanche buildup is translated onto a detection probability. The probability of detecting a photon hitting the SPAD's surface, known as the photon detection probability (PDP), depends on the diode's quantum efficiency and the probability for an electron or for a hole to trigger an avalanche. Additionally, in Geiger mode, the signal amplitude does not provide intensity information since all the current pulses have the same amplitude [16] . Intensity information is however obtained by counting the pulses during a certain period of time or by measuring the mean time interval between successive pulses. The same mechanism may be used to evaluate noise.
Thermally or tunneling generated carriers within the p-n junction, which produce dark current in linear mode photodiodes, can trigger avalanche pulses. In Geiger mode, they are indistinguishable from regular photon-triggered pulses and they produce spurious pulses at a frequency known as dark count rate (DCR). DCR strongly depends on temperature and it is an important parameter for imagers since it defines the minimal detectable signal, thus limiting from below the dynamic range of the imager. Another source of spurious counts is represented by after-pulses. They are due to carriers temporarily trapped during a Geiger pulse in the multiplication region that are released after a short time interval, thus re-triggering a Geiger event. After-pulses depend on the trap concentration as well as on the number of carriers generated during a Geiger pulse. The number of carriers depends in turn on the diode's parasitic capacitance and on the external circuit generally used to quench the avalanche. Typically, the quenching process is achieved by temporarily lowering the bias voltage below V bd . Once the avalanche has been quenched, the SPAD needs to be recharged again above V bd so that it can detect subsequent photons. The time required to quench the avalanche and recharge the diode up to 90% of its nominal excess bias is defined as the dead time (see Fig. 2 ). This parameter limits the maximal rate of detected photons, thus producing a saturation effect. The dead time consequently limits from above the dynamic range of the image sensor.
The statistical fluctuation of the time interval between the arrival of a photon at the sensor and the output pulse leading edge is defined as the timing jitter or timing resolution. Timing jitter mainly depends on the time a photo-generated carrier requires to be swept out of the absorption point into the multiplication region; in SPADs it is generally a few tens of picoseconds [16] . The jitter may be improved by increasing the thickness of the multiplication region, for example, through doping profile customization.
During an avalanche, some photons can be emitted due to the electroluminescence effect [17] . These photons may be detected by neighboring pixels in an array of SPADs thus producing crosstalk. The probability of this effect is called optical crosstalk probability. This probability is much smaller in fully integrated arrays of SPADs in comparison to hybrid versions. This is due to the fact that the diode's parasitic capacitance in the integrated version is orders of magnitude smaller than the hybrid solutions, thus reducing the energy dissipated during a Geiger event. Electrical crosstalk on the other hand is produced by the fact that photons absorbed beyond the p-n junction, deep in the substrate, generate carriers that can diffuse to neighboring pixels. The probability of occurrence of this effect, whether it is optical or electrical, defines the crosstalk probability.
Image sensor implementation
Discrete SPAD devices, fabricated in dedicated Silicon technologies, have been available for almost two decades [18] . Only recently, hybrid solutions involving arrays of Silicon SPAD pixels and CMOS readout circuitries have appeared [19] . Fully integrated SPADs fabricated in CMOS technology are a more recent development [16] .
The most obvious advantage of full SPAD integration in CMOS technology is miniaturization. There are other important performance improvements directly associated to miniaturization. The reduction of parasitic capacitance across the diode reduces not only the energy dissipated during a Geiger event and crosstalk but also the time required to perform a complete recharge. This time tends to dominate the dead time in SPADs. Recharge time can be reduced using a variety of active quenching and recharge mechanisms [16, 20] . However, these schemes add a level of complexity to the detector, often increasing overall power dissipation and detector size, thus preventing the design of large arrays.
DCR is another performance measure that generally benefits from integration and miniaturization. DCR is related in great part to trap concentration in and around the multiplication region. By reducing the size of the multiplication region, the average number of traps per pixel is reduced. Thus, DCR is generally reduced while the counts per active area remain the same. As a result, the dynamic range and signal-to-noise ratio may improve in the overall sensor. In addition, the overall increase of pixel density allows the user to ignore less performing pixels, thus in effect isolating those areas with higher trap concentration from the rest of the sensor.
Timing jitter on the contrary is not directly impacted by miniaturization. However, an integrated solution may drastically reduce the distance between detectors and time discriminators. Thus inaccuracies due to propagation of pulses across large distances, thermal gradients, and arrays of repeaters will be reduced.
The two main challenges in fabricating SPADs in CMOS are early discharge avoidance and management of excess bias voltage. Early discharge is prevented by surrounding the photodiode by a guard ring of relatively lightly doped diffusion, for example using a combination of p-wells in deep n-wells. The purpose is to eliminate abrupt doping profiles, thereby reducing the potential gradients. High voltages are dealt with by proper layout and by selection of an appropriate CMOS technology.
The pixel at the core of the imager consists of a circular SPAD and a 5-transistor (5T) configuration. The cross-section of the SPAD is shown in Fig. 3 . The device was fabricated in a high voltage 0.8 m CMOS process. It is a dual p+/deep n-tub/psubstrate junction. The planar p+/deep n-tub junction provides the multiplication region where the Geiger breakdown occurs. The fabrication process was a 2M/2P twin-tub technology on a p-substrate allowing an operating voltage of 2.5-50 V. A useful feature of the technology we selected is the availability of a p-tub implantation to create the guard ring surrounding the p+ region anode. The breakdown voltage V bd of the p+/deep n-tub junction is 25.5 V. A larger bias voltage V bd + V e is applied on the diode to operate in single photon detection mode, where V e is the excess bias voltage.
The SPAD operates in passive quenching, i.e. upon photon arrival, the breakdown current discharges the depletion region capacitance through a resistance, causing the bias voltage to drop below breakdown voltage, thus quenching the avalanche. Fig. 4a shows the schematic of the pixel, whereby the quenching resistance is replaced by a PMOS transistor T q . The W/L ratio of T q is set to provide a sufficiently resistive path to quench the avalanche process. After avalanche quenching, the SPAD recharges the parasitic capacitance across the diode via T q . Thus, photon detection capability is progressively recovered. The time required for quenching and recharging the avalanche, the dead time, is typically less than 40 ns in the 5T digital pixel.
At the cathode, an inverted analog voltage pulse of amplitude V e reflects the detection of a single photon. The CMOS inverter stage converts this analog voltage pulse into a digital pulse. A transmission gate (TG) is used to feed the detection signal to the nearest column output line when s = VDD and = GND (read phase). The near-infinite internal gain inherent to Geiger mode operation leads to no further amplification and the pixel output can be, if needed, routed directly outside the chip. To the best of our knowledge, we are reporting the first scalable and intrinsically digital pixel implemented in CMOS process for grayscale imaging applications. A photomicrograph of the 5T digital pixel is shown in Fig. 4b . The pixel occupies an area of 58 m × 58 m, while the active area of the SPAD is 38 m 2 .
The imager's complete functional diagram is shown in Fig. 5 . It consists of an array of 32 × 32 pixels and requires two power supply buses VDD = 5 V and V op = −25.5 V. Digital pixels allow the readout to be designed with less stringent constraints on noise performance. Moreover, no amplification, no sample and hold, and no A/D converter are necessary. Consequently, in SPAD based image sensors, performance is not limited by analog noise and device mismatch in the readout circuitry. Therefore no particular care has to be given to the design of those components, except for minimizing digital noise and optimizing speed. In this implementation, the readout circuitry consists of a 5-bit decoder for row selection and a 32-to-1 multiplexer (MUX) for column selection.
A fast 15-bit linear feedback shift register (LFSR) counter has been implemented on-chip and it is used to compute intensity images. Intensity information is obtained by counting detection pulses within the integration time. Addressing and control signals were provided using a National Instruments PXI acquisition rack. The MUX output is also externally used for testing and characterization purposes. Fig. 6 shows the measured PDP as a function of the photon wavelength for a typical pixel with a nominal V e of 5 V at room temperature. It is larger than 20% between 430 and 570 nm with a peak at 26% at 460 nm. At 700 nm the PDP is still 8% without any post process treatment of the silicon chip surface. Fig. 7 shows a plot of the PDP as a function of V e for various wavelengths.
Measurement results
The distribution of DCR across the sensor array for nominal V e is plotted in Fig. 8 . At room temperature, the limited active area of the SPAD and the outstanding cleanliness of the CMOS process lead to a DCR of 350 Hz on average in the array and negligible after-pulsing effects. In Fig. 9 , the distribution of DCR is plotted for T = 0 • C. In this case, the mean value of the DCR dropped below 75 Hz. Fig. 9 shows a histogram of the DCR distribution. Note that 95% of the SPADs in the array exhibit a DCR below 1 kHz at room temperature. At T = 0 • C, 61% of the SPADs exhibit an outstanding DCR level below 1 Hz. In addition, almost 93% of them showed a DCR below 100 Hz. Comparisons with recently published devices fabricated in a comparable technology show that the majority of the pixels of this design exhibit two orders of magnitude lower DCR than relatively larger pixels in [21] under comparable operating con- ditions. In addition, passive quench and recharge mechanisms used in this design perform as well as their active counterparts in [21] , but at a negligible cost in terms of area and power consumption. Migration to more advanced technologies, where pixels were further miniaturized, confirms this trend [22] .
The timing jitter measurement of the pixel (including the readout electronics) was performed using a pulsed laser source with pulse width of 30 ps used to excite a single pixel through an optical fiber. An oscilloscope with 2 ps of uncertainty was used to measure the time interval between the laser output trigger and the sensor output signal. The resulting overall timing jitter was 115 ps FWHM. Fig. 10 illustrates the optical response of a typical pixel to a variable illumination measured with an integration time of 1 s. The sensor was tested with a homogenous illumination using a monochromator whose wavelength was set to 635 nm. At a high intensity illumination, when the signal approached 20 mega counts, the SPAD presented a saturation behavior due to the dead time [15] . This point is considered to be the saturation level. Due to the absence of readout noise, when the illumination is very low, the signal is only limited by the noise in the dark. Since dark counts respect a Poissonian distribution [15] , their average value can be electronically stored for each pixel and removed from the final image. Under this assumption, the temporal noise in the dark is defined as the time varying component of the dark counts, i.e. the square root of them. At room temperature, the average temporal noise in the dark was 18 counts. The noise equivalent intensity is defined as the optical intensity where the SNR is equal to 0 dB and designates the minimum detectable signal. It was 3.2 × 10 −10 W/cm 2 for the imager under these conditions, which corresponds to 1.3 × 10 −3 lx. As a result, a dynamic range (DR) of 120 dB was obtained.
Experimental measurements demonstrated that the SPAD array is virtually free of crosstalk effects. Crosstalk was measured by illuminating a single pixel in the center of the array using a highly focused laser beam through the optics of a microscope. Optical crosstalk was expected to be negligible thanks to very small parasitic capacitance. Electrical crosstalk was minimized by design. Minor carriers diffusing in the substrate cannot reach the multiplication region of a pixel due to charge collection at the deep n-tub/p-substrate junction. The total crosstalk was measured to less than 0.01%. The plot in Fig. 11 shows the result of the characterization.
The SPAD based imager was tested in a real time setup coupled to a camera objective at room temperature. Column/row addressing was controlled using a National Instrument PXI ® acquisition rack with a 1.26 GHz Pentium ® controller. A LabView ® interface was used for the real time capture and image rendering. Fig. 12 shows examples of images taken at various integration times as low as 4 s. Note that the integration time was limited by the acquisition setup not by the device itself. The scene was illuminated using a 50 W halogen light. Sensitivity was evaluated for a given integration time of 30 ms at various illumination levels. A 50% beam-splitter and a CCD camera were used to precisely quantify the illumination level. A 1/10×, Fig. 11 . Total cross-talk. The experiment consisted on pointing a collimated light source on one of the pixels and measuring the response of the entire array over an given integration time. 1/100×, 1/1000× filter-bank attenuated the light source to the desired levels. Fig. 13 shows the electro-optical setup and a set of pictures obtained at various illumination levels. Table 1 summarizes the salient performance measurements of the imager. 
Conclusions
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